ASIC/SOC Design Verification
1 day ago
About Us:
At Tech Mahindra
(
Tech Mahindra | Connected World, Connected Experiences
), we live the philosophy of connected world and connected experiences. We thrive on change that is powered by the intelligent symphony of technology and humans designing meaningful and sustainable experiences. Consumer 'experiences' are driving and disrupting industries like never before. Businesses must build seamless yet simple enterprises that collaborate, synergize, and drive the change. Change that connects us all and empowers us to deliver experiences that span across the digital, the physical, the convergent, and everything in between. That's when truly connected experiences manifest.
Extraordinary is when experiences come together – a continuous convergence of digital technologies, touchpoints, and most importantly people. It's time to reimagine, reinvent, and revolutionize business models & operations as well as to transform enterprises into living, breathing, and connected businesses. We are the Digital Change makers who strive to change the way the world, communities, businesses, and humans interact digitally. We are harnessing the power of change, brought in by technologies, that makes it the most exciting time to be alive in the human history. Our universe, as we build it, disrupt it, and redesign it, is powering the digital change.
Tech Mahindra represents the connected world, offering innovative and customer-centric information technology experiences, enabling Enterprises, Associates, and the Society to Rise. It has 150,000+ professionals working for 1000+ Global Customers (including Fortune 500 companies) in 90 Countries. We're part of the esteemed Mahindra group, headquartered in Ind
ia. U
nder a new CEO, Tech Mahindra is committed to a transformative journey with 'Scale @ Speed' as our guiding principle.
About the role:
THE PERSON:
People who have the passion to work on leading edge technology, who have solid verification capability and communication skills will be successful in this role.
- Strong team spirit
- Drive to completion
- Fluent verbal English and good communication
KEY RESPONSIBILITIES:
- IOHUB Subsystem test plan creation, DRVR implementation and verification closure.
- Closely work with Design/Architecture team to develop new verification components in the Testbench.
- Support SoC to complete IOHUB IPs interoperability testing with external IPs at system level.
- Attend conference call for status sync up with global team.
PREFERRED EXPERIENCE
:
- Global company working experience background, fluent oral English
- Complex IP/ASIC/SOC Design Verification, direct experience in IP/SOC or Processor (CPU or GPU) or Industry bus standard (PCI-e, HT) is preferred.
- Good knowledge of UVM/Verilog/System C/System Verilog.
- Solid background with hardware verification methodologies such as coverage-based verification methodology with the use of hardware assertions (PSL or SVA), insights into random techniques.
- Knowledge of Fabric and Virtualization is an asset.
- Scripting languages (Perl, C Shell, Makefile, …) experience.
ACADEMIC CREDENTIALS:
- MSEE within 3+ years, or BSEE within 5+ years' experience in digital ASIC/SOC design verification.
"Tech Mahindra is an Equal Employment Opportunity employer. We promote and support a diverse workforce at all levels of the company. All qualified applicants will receive consideration for employment without regard to race, religion, color, sex, age, national origin or disability. All applicants will be evaluated solely on the basis of their ability, competence, and performance of the essential functions of their positions with or without reasonable accommodations. Reasonable accommodations also are available in the hiring process for applicants with disabilities.
-
Design Verification
3 days ago
Penang, Pulau Pinang, , Malaysia Uni Connect Full time 80,000 - 120,000 per yearJob Description: Be part of a team in creating state -of -the -art Secure Low Power SoC ARM -based MCU for the Low -End, Mid -End, and High -end performance MCU product line in a IC Design Environment Responsibilities: • To develop UVM -based test suite and simulation environment for the verification of standalone IP level and SoC ARM -based system...
-
Penang, Malaysia UST Full time 100,000 - 120,000 per yearJob ResponsibilityPre-silicon system verification. This include SoC, FPGA & Full Chip design verification.Create testcase and testbench with UVM methodologyFullchip/system functional verification, by defining verification strategies/methodology and test plan to enable effective verificationCoordinate/interface cross functional efforts with Design, SW,...
-
Design Verification Manager
2 weeks ago
Penang, Malaysia UST Malaysia Full time 150,000 - 250,000 per yearWho we are:At UST, we help the world's best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our client to co-create lasting change. Together, with over 30,000 employees in 25 countries, we build for boundless impact—touching billions of lives in the process. Visit us atExperience:...
-
Penang , Penang, Malaysia Altera Semiconductor Full time 90,000 - 120,000 per yearJob Details:Job Description:Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from the cloud to the edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the...
-
Physical Design Engineer
3 days ago
Penang, Malaysia Oppstar Berhad Full time 104,000 - 152,000 per yearResponsibilities:Carry out physical implementation works for advanced Soc/ASIC designs from SYN to GDSThe job scope includes path finding, debugging and running regression to deliver good-quality design.Candidate will work closely with team members, and interact with product/IP architect, logic design engineer, DFX owner, and design automation engineer to...
-
Senior Design for Debug DV Engineer
3 days ago
Penang, Malaysia UST Full time 100,000 - 120,000 per yearAs aSr. SoC Design Verification Engineer, you will be responsible forDesign for Debug (DfD) architecture verificationrelated tasks.Responsibilities:Pre-silicon system verification, which includes SoC, FPGA & Full Chip design verification.Create testcase and testbench with UVM methodology.Full chip/system functional verification, by defining verification...
-
Penang, Malaysia LATTICE SEMICONDUCTOR MALAYSIA SDN. BHD. Full time $60,000 - $120,000 per yearLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
Design Verification Manager
3 days ago
Penang , Penang, Malaysia Altera Semiconductor Full time 200,000 - 250,000 per yearJob Details:Job Description:Directs and manages a team of design verification engineers responsible for IP and SoC design verification.Deploys and manages leading silicon design verification processes, procedures, verification tools, and technologies based on latest best industry practices.Works with design, microarchitecture, and post-silicon validation...
-
Sr. Digital Verification Engineer
3 days ago
Penang, Malaysia Career Wise Full time 60,000 - 120,000 per yearJob Responsibilities:Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified.Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases.Estimate the time required to write the new feature tests and any required...
-
Lead Design Verification Engineer
3 days ago
Penang, Malaysia UST Full time 120,000 - 180,000 per yearJob Description:Will be part of a team that handles Verification for complex IP's and close the Verification to the challenging milestones.IP Verification: VR creation as per the chip requirements and UVM/OVM Test benches creationSupport in building verification infrastructure at the chip level as per the requirementsCapable of handling multiple areas of IP...
