Senior Physical Design Engineer
22 hours ago
Responsible for all aspects of Physical design (Place & Route, STA analysis, PI/SI analysis, physical verification, DFR design and verification, DFM design and verification, physical design data delivery.), Full custom and its implementation in a team environment performing full-custom analog and mixed-signal layout of next generation high-speed interfaces and signal integrity systems (aka SerDes, PHY) in deep submicron FinFET technologies.
Job Requirements:
- Experienced in synthesis, Place & Route, timing closure, PV, PI, PPA improvement. etc and major EDA tools including Cadence, Synopsys, and Mentor tools.
- Implementation of multimillion gate SoC designs in cutting edge process technologies (16nm,14nm & below). Experience in Finfet technologies is a must.
- Expertise in floor planning including power grid design to meet EMIR specifications.
- Good understanding of timing concepts, Experience in Generating and Implementing ECOs to fix timing, noise, and EMIR violations.
- Experience in Tcl/Perl/Shell/Python programming, Mentor Calibre DRC/LVS/PERC, and Apache Totem EM & IR analysis is a plus.
- Familiar with mixed signal layout matching techniques, such as interdigitation, common centroid and dummies for matching, bypass capacitor design and optimization, power supply bus construction using star connections, critical route shielding, triple well layout, ESD device and cell layout, and guard ring layout methods.
- Knowledge of low-power UPF flows. Ability to create LEF and DEF of analog/custom blocks, define the pins ports for the block, integrate them into the P&R database, and maintain the hierarchy for extraction and verification. Need to be able to merge and integrate the database into the Cadence Virtuoso database.
- Good understanding of advanced semiconductor technology process and device physics. Strong in digital logic design, CMOS & strong analytical ability.
- Good learning competency, self-motivated, and ability to work in diverse areas in a flexible and dynamic environment
- At least 4 years of relevant experience
- Bachelor of Engineering or ME/M.Tech
-
Senior Physical Design Engineer
3 days ago
Penang , Penang, Malaysia Altera Semiconductor Full time $120,000 - $180,000 per yearJob Details:Job Description:Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturingConducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability,...
-
Physical Design Engineer
3 days ago
Penang , Penang, Malaysia Altera Full time 90,000 - 120,000 per yearJob Details:Job Description:Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing.Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability,...
-
Physical Design Engineer
3 days ago
Penang, Malaysia Oppstar Berhad Full time 104,000 - 152,000 per yearResponsibilities:Carry out physical implementation works for advanced Soc/ASIC designs from SYN to GDSThe job scope includes path finding, debugging and running regression to deliver good-quality design.Candidate will work closely with team members, and interact with product/IP architect, logic design engineer, DFX owner, and design automation engineer to...
-
Physical Design Engineer
22 hours ago
Penang, Malaysia UST Full timeKey Responsibilities:Support floorplanning, placement, clock tree synthesis, routing, and timing closure.Run physical verification checks (DRC/LVS).Assist in power analysis, IR drop, and signal integrity checks.Work with synthesis and STA teams to ensure timing and area targets are met.Document design flow and help with automation...
-
Engineer- Digital Physical Design
3 days ago
Penang, Malaysia Krisvconsulting Services Full time 200,000 - 250,000 per yearThe ideal candidate will have strong hands-on expertise in sub-micron ASIC implementation, full RTL-to-GDS flow, and a solid grasp of industry EDA tools and scripting for automation.Responsibilities:Lead all aspects of RTL2GDS digital physical implementation at block or full-chip level.Collaborate with internal teams across functions and global sites to...
-
Lead Physical Design Engineer
24 hours ago
Penang, Malaysia UST Global (M) Sdn Bhd Full timeWe are looking for PD V- to work for IP Design Team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment. The candidate will be in IP design team to drive the physical design block convergence for the blocks that assigned to them.ResponsibilitiesResponsible for Physical Design tasks at block or...
-
Physical Design Lead
23 hours ago
Penang, Malaysia UST Malaysia Full time 80,000 - 120,000 per yearOverview:We are looking for Physical Design Lead to work for IP Design Team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment. The candidate will be in IP design team to drive the physical design block convergence for the blocks that assigned to them.ResponsibilitiesResponsible for Physical...
-
Penang , Penang, Malaysia Altera Semiconductor Full time 120,000 - 180,000 per yearJob Details:Job Description:This technical role will see you grow as a Design methodology and Automation Physical Verification (PV) engineer who defines, enables and consults on everything PV on official signoff for tape-out and development work.Work with design teams to align on PV methodology, provides technical guidance and support to the design team and...
-
Principal Engineer Digital Physical Design
24 hours ago
Penang, Malaysia Infineon Technologies Full timeWe are searching for a Technical Leader and future Team Manager with focus on building up an own team.Job DescriptionIn your new role you will:All aspects of RTL2GDS physical implementation for block or full chip level as Technical Lead and future Team Manager for a growing digital physical implementation team.Working alongside with own team and other...
-
Senior Design Engineer
23 hours ago
Penang , Penang, Malaysia Altera Semiconductor Full time $120,000 - $180,000 per yearJob Details:Job Description:Part of the global PCIe/CXL Center of Excellent (CoE) team, developing the latest & state of the art PCIe/CXL solution for next generation FPGA in the latest process technology node. Develops logic/RTL design and simulation for IP/SoC design & integrates logic of IP blocks and subsystems into a full chip SoC or discrete...