Senior SOC Timing Engineer

1 week ago

Penang Penang Malaysia Altera Semiconductor Full time
Job Details:Job Description:
  • As an SOC Timing engineer candidate will be responsible for timing closure and signoff of FPGA/SoC and Subsystem timing.
  • Candidate will be involved in static timing analysis, providing/deriving interface timing constraints to partitions and doing final timing signoff.
  • Candidate will also work closely with design and architecture team for timing convergence analysis and will also work with physical design team for timing closure.
Qualifications:

  • Proficient in physical design industry standard EDA tools such as Primetime/PTPX, Timing Constraints development and TCL, Python.

  • Good knowledge of physical design and PNR flow

  • Should have experience in timing signoff in 10nm or lower technology

  • BE/MS/Phd in Electronics/Electrical Engineering with 7+ Years' experience timing closure and signoff. 

  • Candidate should be strong in communication, problem solving and analytical skill

Job Type: RegularShift:Shift 1 (Malaysia)Primary Location:Penang 15, Penang, MalaysiaAdditional Locations:Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

  • Senior SoC Integration/Signoff Engineer

    2 weeks ago

    Penang , Penang, Malaysia Altera Semiconductor Full time $120,000 - $180,000 per year

    Job Details:Job Description:Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturingConducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability,...

  • SOC/FPGA Design Verification Engineering Lead/Manager

    2 weeks ago

    Penang , Penang, Malaysia Altera Semiconductor Full time

    Job Details:Job Description:Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from the cloud to the edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the...

  • SOC Functional Validation Graduate Talent

    1 week ago

    Penang, Malaysia INTEL Full time

    Defines, develops, and performs functional validation for integrated SoCs, focusing on validation of IP integration, interaction between IPs, and system level features. - Applies various hardware and software level tools and techniques to ensure validation coverage and that performance, power, and area goals are met. - Reviews proposed design changes to...

  • CPU-SoC Mask Layout Designer

    1 week ago

    Penang, Malaysia Intel Full time

    Job Details:Job Description: In this position, you will be involving in the training, design and development of next generation SOC/CPU for wide range of Intel products. Your responsibilities will include some of the following but not limited to:- Creates mask layouts of integrated circuits for a given specification and runs complete set of design...

  • Physical Design Engineer

    1 week ago

    Penang, Malaysia Oppstar Berhad Full time

    Responsibilities:Carry out physical implementation works for advanced Soc/ASIC designs from SYN to GDSThe job scope includes path finding, debugging and running regression to deliver good-quality design.Candidate will work closely with team members, and interact with product/IP architect, logic design engineer, DFX owner, and design automation engineer to...

  • Senior STA Engineer

    2 weeks ago

    Penang, Malaysia UST Full time

    Job Description:Has done timing sign-off including timing margin calculations independently on SOC level.Experience in handling STA of multi-power domain designsSTA flow enhancement, abstraction with bottleneck identificationProficient in design margins and SDC constructsTAT reduction in multi-mode, multi power domain/designsGenerate timing ECOs for Physical...

  • Product Development Engineering

    4 days ago

    Penang , Penang, Malaysia Altera Full time

    Job Details:Job Description:1)    Support the Content full chip test methods on CMT/HDMT tester platforms, verification, test vector generation, simulation and coverage analysis to guarantee component margin specification.2)    Responsible for ensuring the testability and manufacturability of integrated circuits at both pre-silicon development and...

  • Graduate Talent

    7 days ago

    Penang, Malaysia Intel Corporation Full time

    Job Details:Job Description: -Develops pre-silicon functional validation strategy, test plan, test suite, test methodologies for state-of-the-art SoC/chipset.-Collaborates with architects, micro-architects, design and system validation teams for IP/SoC validation strategy, technical readiness and failure disposition.-Performs low level and complex debug for...

  • Design Verification Engineer

    1 week ago

    Penang, Malaysia ThunderSoft Full time

    Job OverviewAs a Senior Design Verification Engineer - Memory Controller, you would responsible for one or more functional units of the DRAM Memory Controller while working closely with architecture and design teams to meet all functional and performance requirements.Experience: 3+ yearsWorking location: Penang, MalaysiaResponsibilitiesVerify designs for...

  • Graduate Talent

    2 weeks ago

    Penang, Malaysia Intel Corporation Full time 60,000 - 120,000 per year

    Job Details:Job Description: -Develops pre-silicon functional validation strategy, test plan, test suite, test methodologies for state-of-the-art SoC/chipset.-Collaborates with architects, micro-architects, design and system validation teams for IP/SoC validation strategy, technical readiness and failure disposition.-Performs low level and complex debug for...