Design Verification
2 days ago
Job Description: Be part of a team in creating state -of -the -art Secure Low Power SoC ARM -based MCU for the Low -End, Mid -End, and High -end performance MCU product line in a IC Design Environment Responsibilities: • To develop UVM -based test suite and simulation environment for the verification of standalone IP level and SoC ARM -based system connected with many peripheral digital IPs and Analog IPs. • Capable of designing and building Verification IP from standard industrial specification • To implement test cases from product and standard industrial specification to ensure SoC achieve highest possible coverage, using both constraint -randomized and directed test. • To develop test environment and create test cases with UPF inputs for verification of IPs/SoC level in a multiple power domains SoC to ensure they meet all functional features in their respective power domain. • To document, compile and correlate all test cases to meet all features in Functional Requirement specification • To simulate and debug Gatelevel -Netlist for all corners from back -end team Post layout netlist for all corners to close timing before tape -out. • Capable of debug and working with IP designer to identify failures and also improve on functional and Code coverage. Requirements: • Requires BSc/MSc or PhD in electrical and electronic or Computer engineering • Requires 5 years or more of experience in building UVM/OVM/VMM equivalent test suite • Requires strong understanding of state of the art verification techniques including assertion and metric -driven verification methodology, UVM -based • Very competent in System Verilog, C++ , C , System C and/or Verilog • Experience in writing of CPF/UPF to enable multiple power domain verification • Strong experience in working in Synopsys VCS or Cadence IES, and other formal verification tools • Verification experience and working knowledge of ARM based CPU Core , SPI, I2C, UART, I2C, USB, PCIe , and/or any other wired protocol with transceivers are strong added advantages • Capable of leading, review and guiding younger verification engineers in their daily verification tasks • Able to work in a team with a strong drive to excel • Able to work independently on a given assignment and work hard to finish on time • Good written and communication skillsRequirements• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.• 5+ years of experience in SoC/ASIC design verification, with hands -on expertise in UVM and SystemVerilog.• Strong understanding of verification methodologies (UVM/OVM/VMM) and design processes.• Proficiency with simulation tools such as VCS, ModelSim, or Questa.• Experience with scripting languages (Python/Perl/TCL) for automation in verification workflows.• Solid debugging and problem -solving skills.• Excellent communication and teamwork abilities.
-
Design Verification Manager
2 days ago
Penang , Penang, Malaysia Altera Semiconductor Full time 200,000 - 250,000 per yearJob Details:Job Description:Directs and manages a team of design verification engineers responsible for IP and SoC design verification.Deploys and manages leading silicon design verification processes, procedures, verification tools, and technologies based on latest best industry practices.Works with design, microarchitecture, and post-silicon validation...
-
Penang , Penang, Malaysia Altera Semiconductor Full time 90,000 - 120,000 per yearJob Details:Job Description:Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from the cloud to the edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the...
-
Design Verification Engineer
2 weeks ago
Penang Island, Penang, Malaysia UST Global (M) Sdn Bhd Full timeJob Description:Works as an individual contributor and on any one task of RTL Design/Module Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks/Signoff etc.Complete the assigned task in the defined domain(s) successfully and on-time with support from other team members and senior engineerEnsure quality delivery as approved by the...
-
Penang, Malaysia UST Full time 100,000 - 120,000 per yearJob ResponsibilityPre-silicon system verification. This include SoC, FPGA & Full Chip design verification.Create testcase and testbench with UVM methodologyFullchip/system functional verification, by defining verification strategies/methodology and test plan to enable effective verificationCoordinate/interface cross functional efforts with Design, SW,...
-
Design Verification Manager
2 weeks ago
Penang, Malaysia UST Malaysia Full time 150,000 - 250,000 per yearWho we are:At UST, we help the world's best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our client to co-create lasting change. Together, with over 30,000 employees in 25 countries, we build for boundless impact—touching billions of lives in the process. Visit us atExperience:...
-
CPU Design Verification Engineer
2 days ago
Penang, Malaysia Intel Corporation Full time 80,000 - 120,000 per yearJob Details:Job Description: Performs Pre-Silicon functional verification of CPU logic to ensure design will meet specification requirements.Develops IP verification plans, test benches, and the verification environment to ensure coverage to confirm to CPU microarchitecture specifications.Executes verification plans and defines and runs system simulation...
-
Senior Logic Design Verification Engineer
2 days ago
Penang, Malaysia Intel Full time 90,000 - 120,000 per yearJob Details:Job Description: The world is transforming - and so is Intel. Here at Intel, we believe the world needs technology that can enrich the lives of every person on earth. We're inviting dynamic and imaginative technocrats to take part in creating it.The Power Management Controller IP (PMC) is responsible for managing the system boot and power for...
-
Lead Design Verification Engineer
2 days ago
Penang, Malaysia UST Full time 120,000 - 180,000 per yearJob Description:Will be part of a team that handles Verification for complex IP's and close the Verification to the challenging milestones.IP Verification: VR creation as per the chip requirements and UVM/OVM Test benches creationSupport in building verification infrastructure at the chip level as per the requirementsCapable of handling multiple areas of IP...
-
Penang , Penang, Malaysia Altera Semiconductor Full time 120,000 - 180,000 per yearJob Details:Job Description:This technical role will see you grow as a Design methodology and Automation Physical Verification (PV) engineer who defines, enables and consults on everything PV on official signoff for tape-out and development work.Work with design teams to align on PV methodology, provides technical guidance and support to the design team and...
-
Penang, Malaysia LATTICE SEMICONDUCTOR MALAYSIA SDN. BHD. Full time $60,000 - $120,000 per yearLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
