Package Design Engineer
3 days ago
Key Responsibilities
- Perform the design and development of multi-layer package substrates (8+ layers) for advanced semiconductor devices.
- Perform package layout, routing, and stack-up planning using EDA tools (Mentor Graphics, Cadence Allegro, PLA).
- Ensure designs comply with substrate manufacturing rules (trace width/spacing, via design, impedance requirements).
- Incorporate assembly rules (die placement, bump/ball pitch, solder joint reliability, warpage control) into package designs.
- Develop and validate Flip Chip package designs, including bump assignment, redistribution layers (RDL), and underfill considerations.
- Collaborate with Signal Integrity (SI), Power Integrity (PI), and thermal analysis teams to ensure robust performance.
- Partner with substrate vendors and OSATs to verify design manufacturability, yield, and assembly feasibility.
- Provide on-site vendor support when required to resolve design and assembly issues.
Skills & Qualifications
- Bachelor's or Master's degree in Electrical Engineering, Electronics, Materials Science, or related field.
- 5–8 years of hands-on experience in package design, with proven expertise in multi-layer (8+) substrate design.
- Proficiency with EDA tools: Mentor Graphics, Cadence Allegro, PLA. (Mentor Graphics Xpedition / Cadence Allegro Package Designer)
- Strong knowledge of substrate manufacturing rules and assembly rules.
- Experience with Flip Chip package design methodologies.
- Familiarity with SI/PI/thermal considerations in advanced packages.
- Strong communication and collaboration skills for cross-functional and vendor engagement.
- Flexibility to travel and provide on-site vendor support as needed.
-
Mask Design Engineering
3 days ago
Penang, Malaysia UST Full timeJob DescriptionExecuting high density Si layout designs across advanced packaging elements (EMIB, Interposer, Test Chips and more).Creates custom layouts of Integrated Circuits (EMIB, Si Interposer, Full loop/Short loop Test Chips etc,) for a given specification and runs complete set of design verification tools for process design rules, electron migration,...
-
Integration Design Engineer
7 days ago
Penang, Malaysia Lattice Semiconductor Full timeLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
Integration Design Engineer
7 days ago
Penang, Malaysia LATTICE SEMICONDUCTOR MALAYSIA SDN. BHD. Full timeLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
Silicon Integration Design Engineer
7 days ago
Penang, Malaysia Lattice Semiconductor Full timeLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
Integration Design Engineer
3 days ago
| MY-Penang Lattice Semiconductor Full timeLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
Design Verification Engineer
7 days ago
Penang, Malaysia UST Full timeJob Description:Works as an individual contributor and on any one task of RTL Design/Module Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks/Signoff etc.Complete the assigned task in the defined domain(s) successfully and on-time with support from other team members and senior engineerEnsure quality delivery as approved by the...
-
Automation Design Engineer
1 week ago
Penang, Malaysia Jabil Full timeAt Jabil we strive to make ANYTHING POSSIBLE and EVERYTHING BETTER. We are proud to be a trusted partner for the world's top brands, offering comprehensive engineering, manufacturing, and supply chain solutions. With over 50 years of experience across industries and a vast network of over 100 sites worldwide, Jabil combines global reach with local expertise...
-
Silicon Integration Design Engineer
7 days ago
| MY-Penang Lattice Semiconductor Full timeLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
Design Verification Engineer
1 week ago
Penang, Malaysia ThunderSoft Full timeJob OverviewAs a Senior Design Verification Engineer - Memory Controller, you would responsible for one or more functional units of the DRAM Memory Controller while working closely with architecture and design teams to meet all functional and performance requirements.Experience: 3+ yearsWorking location: Penang, MalaysiaResponsibilitiesVerify designs for...
-
Physical Design Engineer
1 week ago
Penang, Malaysia Oppstar Berhad Full timeResponsibilities:Carry out physical implementation works for advanced Soc/ASIC designs from SYN to GDSThe job scope includes path finding, debugging and running regression to deliver good-quality design.Candidate will work closely with team members, and interact with product/IP architect, logic design engineer, DFX owner, and design automation engineer to...